

低电荷注入、32通道、带泄放电阻高压模拟开关

特性:

- 0V至±100V模拟信号电压范围
- 无需正负高压供电, 仅+5V供电
- 输出集成40KΩ泄放电阻
- 32通道高压模拟开关
- 50兆赫兹数据移位时钟频率
- 1.8V-5V CMOS逻辑接口
- 非常低的静态功耗 (5mW)
- 5.0MHz时的典型关断隔离度为-57dB
- 极低的开关串扰度-60dB
- 低寄生电容
- 具有过温保护功能

应用:

- 医疗超声影像
- 无损探伤
- 压电传感器驱动
- 光学MEMS模组


概述:

SY2322为一款低电荷注入, 32通道, 1:2 MUX高压模拟开关集成电路。这芯片是为以下应用而设计的需要低压信号控制的高压开关, 如医学超声图像、工业无损探伤和其他压电传感器驱动器。SY2322集成了泄放电阻, 用来消除电容性负载 (如压电传感器) 两端积累噪声电压。

该器件将输入数据移位到32位移位寄存器中, 然后可以保留在32位锁存器中。为了减少时钟馈通引入的噪声, 在数据载入移位寄存器期间将LEB拉至高电平。当移位寄存器装载有效数据后, LEB输出一个低电平脉冲, 将移位寄存器内容锁存到锁存器。该器件结合了HVC MOS技术、双极性型DMOS开关和低功耗CMOS逻辑对高压模拟信号进行控制。

该芯片仅需要+5V电源供电, 不需要正负高压供电。

方框图:



器件Yxx脚接AFE侧, SWx脚接Probe侧。

1, 订购信息:

芯片型号	封装
	64-Lead QFN 9.00x9.00mm body 0.90mm height (max) 0.50mm pitch
SY2322	SY2322FN

2, 极限范围:

 $T_A=25^{\circ}\text{C}$, unless otherwise specified

No	Items	Symbol	Typ	Units	Condition
1	Positive logic supply voltage	V_{LL}	-0.4 to +7	V	
2	Positive supply voltage	V_{DD}	-0.4 to +7	V	
3	Logic input voltage	DIN, LEB, CLK, CLR, CSW	-0.4 to +7	V	
4	Logic output voltage	DOUT, THP	-0.4 to +7	V	
5	Analog signal range	V_{SIG}	-105 to +105	V	
6	Peak analog signal current per channel	I_{SW}	2.5	A	
7	Operating junction temperature	T_{Jop}	-20 to +150	$^{\circ}\text{C}$	
8	Storage temperature	T_{STG}	-55 to +150	$^{\circ}\text{C}$	
9	Maximum power dissipation	P_{Dmax}	4	W	

3, 建议工作条件:

No	Items	Symbol	Min	Typ	Max	Units	Condition
1	Logic supply voltage	V _{LL}	1.7	1.8 to 5	V _{DD}	V	
2	Positive supply voltage	V _{DD}	4.75	5	5.25	V	
3	IC substrate voltage*1	V _{SUB}	-	0	-	V	
4	Operating free-air temperature	T _A	0		75	°C	
5	High-level logic input voltage	V _{IH}	0.8V _{LL}	-	V _{LL}	V	
6	Low-level logic input voltage	V _{IL}	0	-	0.2V _{LL}	V	
7	Logic input high current	I _{IH}	-10	-	10	pA	DIN, LEB, CLK, CLR, CSW
8	Logic input low current	I _{IL}	-10	-	10	pA	
9	Logic input capacitance	C _{IN}	-	2	-	pF	
10	Setup time before LEB rises	t _{SD}	25	-	-	ns	
11	Time width of LEB	t _{WLEB}	12	-	-	ns	
12	Clock delay time to data out	t _{DO}	7	10	-	ns	
13	Time width of CLR	t _{WCLR}	55	-	-	ns	
14	Clock frequency	f _{CLK}	-	-	50	MHz	
15	Clock rise and fall times	t _R , t _F	-	-	50	ns	
16	Setup time data to clock	t _{SU}	7	-	-	ns	
17	Hold time data from clock	t _{HLD}	7	-	-	ns	
18	Time width of CSW	t _{WCSW}	10	-	-	us	

NOTE: 1) Thermal pad on the bottom of the package must be soldered to the ground.

4, DC Electrical Characteristics

$V_{LL}=3.3V$, $V_{DD}=5V$, $LEB=0$, $CSW=0/1$, $T_A=25^{\circ}C$, unless otherwise specified.

No.	Items	Symbol	Spec			Units	Conditions
			Min	Typ	Max		
1	Analog signal range	V_{SIG}	-100	-	100	V	
2	V_{LL} quiescent current	I_{LLQ}	-	0.2	-	μA	Quiescent current-1
3	V_{DD} quiescent current	I_{DDQ}	-	1	-	mA	All main switches OFF
4	V_{LL} quiescent current	I_{LLQ}	-	0.2	-	μA	Quiescent current-2
5	V_{DD} quiescent current	I_{DDQ}	-	1	-	mA	All main switches ON
6	V_{LL} dynamic current	I_{LL}	-	5	15	μA	Dynamic current All channels switching simultaneously
7	V_{DD} dynamic current	I_{DD}	-	2.8	3.8	mA	at fsw=50kHz
8	DC offset main switch off	V_{OS}	-	0	-	mV	CSW=0
			-	0.8	10	mV	CSW=1
9	Small signal main switch on-resistance	R_{ONS}	-	8	10	Ω	$V_{SIG}=0.1V_{pp}$ to $5V_{pp}$ @5MHz, $R_s=10\Omega$
10	Small signal main switch on-resistance matching	ΔR_{ONS}	-	2	5	%	$V_{SIG}=0V$, $I_{SIG}=5mA$
11	Large signal main switch on-resistance	R_{ONL}	-	8	-	Ω	$V_{SIG}=20V_{pp}$ @5MHz, $R_s=10\Omega$
12	GND clamp on-resistance	R_{ONCL}	-	35	-	Ω	Main switches off, probe side
13	Output Bleed Resistor	R_{BLD}	30	40	50	k Ω	Probe side
14	Switch output peak current	I_{SW}	-	2	-	A	100ns pulse, 0.1% duty cycle

5, Thermal Protection

$V_{LL}=3.3V$, $V_{DD}=5V$, $LEB=0$, $CSW=0/1$, $T_A=25^{\circ}C$, unless otherwise specified


Items	Symbol	Spec			Units	Conditions
		Min	Typ	Max		
THP pull-up voltage	V_{PUTHP}	-	-	5.25	V	Open drain
THP output current	I_{THP}	-	1	-	mA	-
THP output low voltage	V_{OLTHP}	-	-	0.5	V	THP active, $V_{LL}=3.3V$, $I_{THP}=1mA$
THP temperature threshold	T_{THP}	90	110	130	$^{\circ}C$	
THP reset hysteresis	T_{HYSTHP}	-	10	-	$^{\circ}C$	

6, AC Characteristics

$V_{LL}=3.3V$, $V_{DD}=5V$, $LEB=0$, $CSW=0/1$, $T_A=25\text{ }^{\circ}C$, unless otherwise specified.


No.	Items	Symbol	Spec			Units	Conditions
			Min	Typ	Max		
1	Turn-on time	t_{ON}	-	2	5	us	
		t_{ON_CSW}	-	2	5	us	
2	Turn-off time	t_{OFF}	-	2	5	us	
		t_{OFF_CSW}	-	2	5	us	
3	Output switching frequency	f_{SW}	-	-	50	KHz	Duty cycle=50%
4	Small signal frequency	f_{SIG}	0.01	-	20	MHz	CL=220pF
5	Off isolation	V_O	-	-53	-	dB	$f_{SIG}=5MHz$, $R_L//C_L=1k\Omega//15pF$, $CSW=0$
			-	-57	-	dB	$f_{SIG}=5MHz$, $R_L=50\Omega$, $CSW=0$
			-	-25	-	dB	$f_{SIG}=5MHz$, $R_L//C_L=1k\Omega//15pF$, $CSW=1$
			-	-49	-	dB	$f_{SIG}=5MHz$, $R_L=50\Omega$, $CSW=1$
6	Crosstalk	V_{CR}	-	-60	-	dB	$f_{SIG}=5MHz$, $R_L=50\Omega$
7	Off capacitance SWx to GND (both SW OFF)	$C_{OFF(SW)}$	-	22	-	pF	$V_{SIG}=0V$, $f_{SIG}=1MHz$, $CSW=0$
			-	16	-	pF	$V_{SIG}=0V$, $f_{SIG}=1MHz$, $CSW=1$
8	Off capacitance Yxx to GND (both SW OFF)	$C_{OFF(Y)}$	-	60	-	pF	$V_{SIG}=0V$, $f_{SIG}=1MHz$, $CSW=0$
			-	20	-	pF	$V_{SIG}=0V$, $f_{SIG}=1MHz$, $CSW=1$
9	On capacitance SWx to GND (one SW ON, another SW OFF)	$C_{ON(SW)}$	-	45	-	pF	$V_{SIG}=0V$, $f_{SIG}=1MHz$, $CSW=0$
			-	30	-	pF	$V_{SIG}=0V$, $f_{SIG}=1MHz$, $CSW=1$
10	On capacitance Yxx to GND (one SW ON, another SW OFF)	$C_{ON(Y)}$	-	45	-	pF	$V_{SIG}=0V$, $f_{SIG}=1MHz$, $CSW=0$
			-	30	-	pF	$V_{SIG}=0V$, $f_{SIG}=1MHz$, $CSW=1$
11	Output spike voltage (SWx)	V_{SPK_ON} (SW)	-15	40	60	mV	50 Ω load @switch on, $CSW=0$
			-15	80	120	mV	50 Ω load @switch on, $CSW=1$
		V_{SPK_OFF} (SW)	-15	60	90	mV	50 Ω load @switch off, $CSW=0$
			-15	100	150	mV	50 Ω load @switch off, $CSW=1$
12	Output spike voltage (Yxx)	V_{SPK_ON} (Y)	-15	40	60	mV	50 Ω load @switch on, $CSW=0$
			-15	80	120	mV	50 Ω load @switch on, $CSW=1$
		V_{SPK_OFF} (Y)	-15	60	90	mV	50 Ω load @switch off, $CSW=0$
			-15	100	150	mV	50 Ω load @switch off, $CSW=1$
13	Charge injection (per switch)	QC	-	10	-	pC	

7, SY2322 Test Circuits




$$K_o = 20 \log \frac{V_{OUT}}{V_{IN}}$$

Off isolation




$$K_{c,sk} = 20 \log \frac{V_{OUT}}{V_{IN}}$$


Crosstalk



DC Offset OFF




ton/toff Test Circuit




$$Q = 1000pF * \Delta V_{OUT}$$

Charge Injection




$$R_{ON} = R * V_Y / (V_{IN} - V_Y)$$

On resistance test circuit



Output Voltage Spike SW




Output Voltage Spike Y


8, Logic Function Table

Logic Inputs										Analog Switch State											
LEB	CLR	CSW	DIN							SW0		SW1		...	SW15		SW16		...	SW31	
			D0	D1	...	D15	D16	...	D31	Main SW	Clamp SW	Main SW	Clamp SW		Main SW	Clamp SW	Main SW	Clamp SW		Main SW	Clamp SW
L	L	L	L	-		-	-		-	OFF	ON	-	-		-	-	-	-		-	-
L	L	L	H	-		-	-		-	ON	OFF	-	-		-	-	-	-		-	-
L	L	L	-	L		-	-		-	-	-	OFF	ON		-	-	-	-		-	-
L	L	L	-	H		-	-		-	-	-	ON	OFF		-	-	-	-		-	-
L	L	L	-	-		-	-		-	-	-	-	-		-	-	-	-		-	-
L	L	L	-	-		-	-		-	-	-	-	-		-	-	-	-		-	-
L	L	L	-	-		L	-		-	-	-	-	-		OFF	ON	-	-		-	-
L	L	L	-	-	...	H	-	...	-	-	-	-	-	...	ON	OFF	-	-	...	-	-
L	L	L	-	-		-	L		-	-	-	-	-		-	-	OFF	ON		-	-
L	L	L	-	-		-	H		-	-	-	-	-		-	-	ON	OFF		-	-
L	L	L	-	-		-	-		-	-	-	-	-		-	-	-	-		-	-
L	L	L	-	-		-	-		-	-	-	-	-		-	-	-	-		-	-
L	L	L	-	-		-	-		L	-	-	-	-		-	-	-	-		OFF	ON
L	L	L	-	-		-	-		H	-	-	-	-		-	-	-	-		ON	OFF
L	L	H	L	-		-	-		-	OFF	OFF	-	-		-	-	-	-		-	-
L	L	H	H	-		-	-		-	ON	OFF	-	-		-	-	-	-		-	-
L	L	H	-	L		-	-		-	-	-	OFF	OFF		-	-	-	-		-	-
L	L	H	-	H		-	-		-	-	-	ON	OFF		-	-	-	-		-	-
L	L	H	-	-		-	-		-	-	-	-	-		-	-	-	-		-	-
L	L	H	-	-		-	-		-	-	-	-	-		-	-	-	-		-	-
L	L	H	-	-		L	-		-	-	-	-	-		OFF	OFF	-	-		-	-
L	L	H	-	-	...	H	-	...	-	-	-	-	-	...	ON	OFF	-	-	...	-	-
L	L	H	-	-		-	L		-	-	-	-	-		-	-	OFF	OFF		-	-
L	L	H	-	-		-	H		-	-	-	-	-		-	-	ON	OFF		-	-
L	L	H	-	-		-	-		-	-	-	-	-		-	-	-	-		-	-
L	L	H	-	-		-	-		-	-	-	-	-		-	-	-	-		-	-
L	L	H	-	-		-	-		L	-	-	-	-		-	-	-	-		OFF	OFF
L	L	H	-	-		-	-		H	-	-	-	-		-	-	-	-		ON	OFF
H	L	X	X	X	X	X	X	X	X	Hold Previous State											
X	H	X	X	X	X	X	X	X	X	ALL "Main SWs" OFF											

9, Logic Timing Waveforms




10, Pin Configuration



64-lead QFN
(Top view)

11, Product Marking



64-Lead QFN

L = Lot Number
YY = Year Sealed
WW = Week Sealed


12, Pin Function

Pin#	Pin Name	I/O	Function
1	VDD	-	Positive low voltage power supply (+5V)
2	LEB	I	Active Low latch enable input, Hi=Hold data, Low=Latch data input
3	DIN	I	Serial-Data input
4	GND	-	Drive power ground (0V)
5	Y01	I/O	Analog switch terminal 0-1 (AFE side)
6	Y23	I/O	Analog switch terminal 2-3 (AFE side)
7	Y45	I/O	Analog switch terminal 4-5 (AFE side)
8	Y67	I/O	Analog switch terminal 6-7 (AFE side)
9	Y2425	I/O	Analog switch terminal 24-25 (AFE side)
10	Y2627	I/O	Analog switch terminal 26-27 (AFE side)
11	Y2829	I/O	Analog switch terminal 28-29 (AFE side)
12	Y3031	I/O	Analog switch terminal 30-31 (AFE side)
13	VLL	-	Positive voltage supply of low voltage interface (+1.8V~+5V)
14	DOUT	O	Serial-Data output
15	CLK	I	Serial-Clock input
16	RGND	-	Bleed resistor ground (0V)
17	SW31	I/O	Analog switch terminal 31 (Probe side)
18	SW30	I/O	Analog switch terminal 30 (Probe side)
19	SW29	I/O	Analog switch terminal 29 (Probe side)
20	SW28	I/O	Analog switch terminal 28 (Probe side)
21	SW27	I/O	Analog switch terminal 27 (Probe side)
22	SW26	I/O	Analog switch terminal 26 (Probe side)
23	SW25	I/O	Analog switch terminal 25 (Probe side)
24	SW24	I/O	Analog switch terminal 24 (Probe side)
25	SW23	I/O	Analog switch terminal 23 (Probe side)
26	SW22	I/O	Analog switch terminal 22 (Probe side)
27	SW21	I/O	Analog switch terminal 21 (Probe side)
28	SW20	I/O	Analog switch terminal 20 (Probe side)
29	SW19	I/O	Analog switch terminal 19 (Probe side)
30	SW18	I/O	Analog switch terminal 18 (Probe side)
31	SW17	I/O	Analog switch terminal 17 (Probe side)
32	SW16	I/O	Analog switch terminal 16 (Probe side)


Pin#	Pin	I/O	Function
33	VDD	-	Positive low voltage power supply (+5V)
34	CLR	I	Clear input
35	CSW	I	GND clamp control, Hi=always disabled, Low=main switches and GND clamp switches are alternately turned on and off
36	GND	-	Drive power ground(0V)
37	Y1617	I/O	Analog switch terminal 16-17 (AFE side)
38	Y1819	I/O	Analog switch terminal 18-19 (AFE side)
39	Y2021	I/O	Analog switch terminal 20-21 (AFE side)
40	Y2223	I/O	Analog switch terminal 22-23 (AFE side)
41	Y89	I/O	Analog switch terminal 8-9 (AFE side)
42	Y1011	I/O	Analog switch terminal 10-11 (AFE side)
43	Y1213	I/O	Analog switch terminal 12-13 (AFE side)
44	Y1415	I/O	Analog switch terminal 14-15 (AFE side)
45	VLL	-	Positive voltage supply of low voltage interface (+1.8~+5V)
46	THP	O	Thermal protection output flag, open N-MOS drain
47	GND	-	Drive power ground (0V)
48	RGND	-	Bleed resistor ground (0V)
49	SW15	I/O	Analog switch terminal 15 (Probe side)
50	SW14	I/O	Analog switch terminal 14 (Probe side)
51	SW13	I/O	Analog switch terminal 13 (Probe side)
52	SW12	I/O	Analog switch terminal 12 (Probe side)
53	SW11	I/O	Analog switch terminal 11 (Probe side)
54	SW10	I/O	Analog switch terminal 10 (Probe side)
55	SW9	I/O	Analog switch terminal 9 (Probe side)
56	SW8	I/O	Analog switch terminal 8 (Probe side)
57	SW7	I/O	Analog switch terminal 7 (Probe side)
58	SW6	I/O	Analog switch terminal 6 (Probe side)
59	SW5	I/O	Analog switch terminal 5 (Probe side)
60	SW4	I/O	Analog switch terminal 4 (Probe side)
61	SW3	I/O	Analog switch terminal 3 (Probe side)
62	SW2	I/O	Analog switch terminal 2 (Probe side)
63	SW1	I/O	Analog switch terminal 1 (Probe side)
64	SW0	I/O	Analog switch terminal 0 (Probe side)

13, 64-Lead QFN Package Outline


9.00x9.00mm body, 1.00mm height (max), 0.50mm pitch



Top View



Side View



Bottom View

Notes:

Symbol	A	A1	A2	A3	b	D	E	e	D2	E2	L	K	aaa	ccc	eee	bbb	ddd	fff
Dimension (mm)	Min	0.80	0.00	-	0.20	9.0 BSC	9.0 BSC	0.5 BSC	7.40	7.40	0.30	0.35 REF	-	-	-	-	-	-
	Nom	0.85	0.02	0.65	0.25				7.50	7.50	0.40		0.1	0.1	0.08	0.1	0.05	0.1
	Max	0.90	0.05	-	0.30				7.60	7.60	0.50		-	-	-	-	-	-

14, Product Identification Information

PART NO. Device XX Package XX Media Type	Examples: SY2322FN: 32-Channel SPDT High Voltage Analog Switch 64-lead QFN, 9.00x9.00mm 260/Tray x10 for MOQ
Device: SY2322: 32-Channel SPDT High Voltage Analog Switch	
Package: FN: QFN	
Media Type: (blank): 2600pcs for MOQ	

Revision History

Revision #	Revision Date	Pages Updated	Description
Rev. 0.0	2023-02-15		Initially released
Rev. 0.1	2023-08-06		Changed clock frequency