

低电荷注入、32通道、带泄放电阻高压模拟开关

特性:

- 0V至±100V模拟信号电压范围
- 无需正负高压供电, 仅+5V供电
- 输出集成40KΩ泄放电阻
- 32通道高压模拟开关
- 20兆赫兹数据移位时钟频率
- 3V-5V CMOS逻辑接口
- 非常低的静态功耗 (-10微安)
- 5.0兆赫兹时的典型断开隔离度-57dB
- 极低的开关串扰-60dB
- 低寄生电容
- 具有过温保护功能

应用:

- 医疗超声影像
- 无损探伤
- 压电传感器驱动
- 光学MEMS模组


概述:

SY2325为一款低电荷注入, 32通道, 高压模拟开关集成电路。这芯片是为以下应用而设计的需要低压信号控制的高压开关, 如医学超声图像、工业无损探伤和其他压电传感器驱动器。SY2325集成了泄放电阻, 用来消除电容性负载(如压电传感器)两端积累噪声电压。

该器件将输入数据移位到32位移位寄存器中, 然后可以保留在32位锁存器中。为了减少时钟馈通引入的噪声, 在数据载入移位寄存器期间将LEB拉至高电平。当移位寄存器装载有效数据后, 在LEB作用一个低电平脉冲, 将移位寄存器内容装载到锁存器。该器件结合了HVC MOS技术、双极性型DMOS开关和低功耗CMOS逻辑对高压模拟信号进行控制。

该芯片仅需要+5V电源供电, 不需要正负高压供电。

方框图:



器件SWxA脚接AFE侧, SWxP脚接Probe侧。

1, 订购信息:

芯片型号	封装
	84-Lead LGA 10.00x10.00mm body 0.85mm height (max) 0.40mm pitch
SY2325	SY2325GA

2, 极限范围:

T_A=25°C, unless otherwise specified

No	Items	Symbol	Typ	Units	Condition
1	Positive logic supply voltage	V _{LL}	-0.4 to +7	V	
2	Positive supply voltage	V _{DD}	-0.4 to +7	V	
3	Logic input voltage	DIN, LEB, CLK, CLR, CSW	-0.4 to +7	V	
4	Logic output voltage	DOUT, THP	-0.4 to +7	V	
5	Analog signal range	V _{SIG}	-105 to +105	V	
6	Peak analog signal current per channel	I _{SW}	2.5	A	
7	Operating junction temperature	T _{Jop}	-20 to +150	°C	
8	Storage temperature	T _{STG}	-55 to +150	°C	
9	Maximum power dissipation	P _{Dmax}	4	W	

3, 建议工作条件:

$T_A=25^{\circ}\text{C}$, unless otherwise specified

No	Items	Symbol	Min	Typ	Max	Units	Condition
1	Logic supply voltage	V_{LL}	3	3.3 to 5	V_{DD}	V	
2	Positive supply voltage	V_{DD}	4.75	5	5.25	V	
3	IC substrate voltage*1	V_{SUB}	-	0	-	V	
4	Operating free-air temperature	T_A	0		75	$^{\circ}\text{C}$	
5	High-level logic input voltage	V_{IH}	$0.8V_{LL}$	-	V_{LL}	V	
6	Low-level logic input voltage	V_{IL}	0	-	$0.2V_{LL}$	V	
7	Logic input high current*2	I_{IH}	-10	-	10	pA	DIN, LEB, CLK, CLR, CSW
8	Logic input low current	I_{IL}	-10	-	10	pA	
9	Logic input capacitance	C_{IN}	-	2	-	pF	
10	Setup time before LEB rises	t_{SD}	25	-	-	ns	
11	Time width of LEB	t_{WLEB}	12	-	-	ns	
12	Clock delay time to data out	t_{DO}	7	10	-	ns	
13	Time width of CLR	t_{OLR}	55	-	-	ns	
14	Clock frequency	f_{CLK}	-	-	20	MHz	
15	Clock rise and fall times	t_R, t_F	-	-	50	ns	
16	Setup time data to clock	t_{SU}	7	-	-	ns	
17	Hold time data from clock	t_{HLD}	7	-	-	ns	
18	Time width of CSW	t_{WCSW}	10	-	-	us	

NOTE: 1) Thermal pad on the bottom of the package must be soldered to the ground.
2) CSW has 100 μA leakage at $V_{LL}=5\text{V}$ due to 50k Ω internal pull-down resistor.

4, DC Electrical Characteristics

$V_{LL}=3.3V$, $V_{DD}=5V$, $LEB=0$, $CSW=0/1$, $T_A=25^{\circ}C$, unless otherwise specified.

No.	Items	Symbol	Spec			Units	Conditions
			Min	Typ	Max		
1	Analog signal range	V_{SIG}	-100	-	100	V	
2	V_{LL} quiescent current	I_{LLQ}	-	0.5	-	μA	Quiescent current-1 All main switches OFF
3	V_{DD} quiescent current	I_{DDQ}	-	2	-	mA	
4	V_{LL} quiescent current	I_{LLQ}	-	0.5	-	μA	Quiescent current-2 All main switches ON
5	V_{DD} quiescent current	I_{DDQ}	-	2	-	mA	
6	V_{LL} dynamic current	I_{LL}	-	10	25	μA	Dynamic current All channels switching simultaneously at $f_{sw}=50kHz$
7	V_{DD} dynamic current	I_{DD}	-	5	8	mA	
8	DC offset main switch off	V_{OS}	-	0	-	mV	$CSW=0$
				0.8	10	mV	$CSW=1$
9	Small signal main switch on-resistance	R_{ONS}	-	8	10	Ω	$V_{SIG}=0.1V_{pp}$ to $5V_{pp}$ @5MHz, $R_s=10\Omega$
10	Small signal main switch on-resistance matching	ΔR_{ONS}	-	2	5	%	$V_{SIG}=0V$, $I_{SIG}=5mA$
11	Large signal main switch on-resistance	R_{ONL}	-	8	-	Ω	$V_{SIG}=20V_{pp}$ @5MHz, $R_s=10\Omega$
12	GND clamp on-resistance	R_{ONCL}	-	35	-	Ω	Main switches off, probe side
13	Shunt resistance	R_{BLD}	30	40	50	k Ω	SY2325 only, probe side
14	Switch output peak current	I_{SW}	-	2	-	A	100ns pulse, 0.1% duty cycle

5, Thermal Protection

$V_{LL}=3.3V$, $V_{DD}=5V$, $LEB=0$, $CSW=0/1$, $T_A=25^{\circ}C$, unless otherwise specified


Items	Symbol	Spec			Units	Conditions
		Min	Typ	Max		
THP pull-up voltage	V_{PUTHP}	-	-	5.25	V	Open drain
THP output current	I_{THP}	-	1	-	mA	-
THP output low voltage	V_{OLTHP}	-	-	0.5	V	THP active, $V_{LL}=3.3V$, $I_{THP}=1mA$
THP temperature threshold	T_{THP}	90	110	130	$^{\circ}C$	
THP reset hysteresis	T_{HYSTHP}	-	10	-	$^{\circ}C$	

6, AC Characteristics

$V_{LL}=3.3V$, $V_{DD}=5V$, $LEB=0$, $CSW=0/1$, $T_A=25\text{ }^{\circ}\text{C}$, unless otherwise specified.


No.	Items	Symbol	Spec			Units	Conditions
			Min	Typ	Max		
1	Turn-on time	t_{ON}	-	2	5	us	
		t_{ON_CSW}	-	2	5	us	
2	Turn-off time	t_{OFF}	-	2	5	us	
		t_{OFF_CSW}	-	2	5	us	
3	Output switching frequency	f_{SW}	-	-	50	kHz	Duty cycle=50%
4	Small signal frequency	f_{SIG}	0.01	-	20	MHz	$CL=220pF$
5	Off isolation	V_O	-	-53	-	dB	$f_{SIG}=5MHz$, $R_L//CL=1k\Omega//15pF$, $CSW=0$
			-	-57	-	dB	$f_{SIG}=5MHz$, $R_L=50\Omega$, $CSW=0$
			-	-25	-	dB	$f_{SIG}=5MHz$, $R_L//CL=1k\Omega//15pF$, $CSW=1$
			-	-49	-	dB	$f_{SIG}=5MHz$, $R_L=50\Omega$, $CSW=1$
6	Crosstalk	V_{CR}	-	-60	-	dB	$f_{SIG}=5MHz$, $R_L=50\Omega$
7	Off capacitance SWxP to GND	$C_{OFF}(SWxP)$	-	22	-	pF	$V_{SIG}=0V$, $f_{SIG}=1MHz$, $CSW=0$
			-	16	-	pF	$V_{SIG}=0V$, $f_{SIG}=1MHz$, $CSW=1$
8	Off capacitance SWxA to GND	$C_{OFF}(SWxA)$	-	60	-	pF	$V_{SIG}=0V$, $f_{SIG}=1MHz$, $CSW=0$
			-	20	-	pF	$V_{SIG}=0V$, $f_{SIG}=1MHz$, $CSW=1$
9	On capacitance SWxP to GND	$C_{ON}(SWxP)$	-	45	-	pF	$V_{SIG}=0V$, $f_{SIG}=1MHz$, $CSW=0$
			-	30	-	pF	$V_{SIG}=0V$, $f_{SIG}=1MHz$, $CSW=1$
10	On capacitance SWxA to GND	$C_{ON}(SWxA)$	-	45	-	pF	$V_{SIG}=0V$, $f_{SIG}=1MHz$, $CSW=0$
			-	30	-	pF	$V_{SIG}=0V$, $f_{SIG}=1MHz$, $CSW=1$
11	Output spike voltage (SWxP)	V_{SPK_ON} (SWxP)	-15	40	60	mV	50 Ω load @switch on, $CSW=0$
			-15	80	120	mV	50 Ω load @switch on, $CSW=1$
		V_{SPK_OFF} SWxP)	-15	60	90	mV	50 Ω load @switch off, $CSW=0$
			-15	100	150	mV	50 Ω load @switch off, $CSW=1$
12	Output spike voltage (SWxA)	V_{SPK_ON} (SWxA)	-15	40	60	mV	50 Ω load @switch on, $CSW=0$
			-15	80	120	mV	50 Ω load @switch on, $CSW=1$
		V_{SPK_OFF} (SWxA)	-15	60	90	mV	50 Ω load @switch off, $CSW=0$
			-15	100	150	mV	50 Ω load @switch off, $CSW=1$
13	Charge injection (per switch)	QC	-	10	-	pC	

7, SY2325 Test Circuits




$$K_o = 20 \log \frac{V_{OUT}}{V_{IN}}$$

Off isolation




$$K_{cros} = 20 \log \frac{V_{OUT}}{V_{IN}}$$


Crosstalk



DC Offset OFF




ton/tOFF Test Circuit




$$Q = 1000pF * \Delta V_{OUT}$$

Charge Injection




$$RON = R * V_V / (V_{IN} - V_V)$$

On resistance test circuit



Output Voltage Spike SWxP




Output Voltage Spike SWxA


8, Logic Function Table

Logic Inputs										Analog Switch State											
LEB	CLR	CSW	DIN							SW0		SW1		...	SW15		SW16		...	SW31	
			D0	D1	...	D15	D16	...	D31	Main SW	Clamp SW	Main SW	Clamp SW		Main SW	Clamp SW	Main SW	Clamp SW		Main SW	Clamp SW
L	L	L	L	-		-	-		-	OFF	ON	-	-		-	-	-	-		-	-
L	L	L	H	-		-	-		-	ON	OFF	-	-		-	-	-	-		-	-
L	L	L	-	L		-	-		-	-	-	OFF	ON		-	-	-	-		-	-
L	L	L	-	H		-	-		-	-	-	ON	OFF		-	-	-	-		-	-
L	L	L	-	-		-	-		-	-	-	-	-		-	-	-	-		-	-
L	L	L	-	-		-	-		-	-	-	-	-		-	-	-	-		-	-
L	L	L	-	-		L	-		-	-	-	-	-		OFF	ON	-	-		-	-
L	L	L	-	-	...	H	-	...	-	-	-	-	-		ON	OFF	-	-	...	-	-
L	L	L	-	-		-	L		-	-	-	-	-		-	-	OFF	ON		-	-
L	L	L	-	-		-	H		-	-	-	-	-		-	-	ON	OFF		-	-
L	L	L	-	-		-	-		-	-	-	-	-		-	-	ON	OFF		-	-
L	L	L	-	-		-	-		-	-	-	-	-		-	-	-	-		-	-
L	L	L	-	-		-	-		L	-	-	-	-		-	-	-	-		OFF	ON
L	L	L	-	-		-	-		H	-	-	-	-		-	-	-	-		ON	OFF
L	L	H	L	-		-	-		-	OFF	OFF	-	-		-	-	-	-		-	-
L	L	H	H	-		-	-		-	ON	OFF	-	-		-	-	-	-		-	-
L	L	H	-	L		-	-		-	-	-	OFF	OFF		-	-	-	-		-	-
L	L	H	-	H		-	-		-	-	-	ON	OFF		-	-	-	-		-	-
L	L	H	-	-		-	-		-	-	-	-	-		-	-	-	-		-	-
L	L	H	-	-		-	-		-	-	-	-	-		OFF	OFF	-	-		-	-
L	L	H	-	-	...	H	-	...	-	-	-	-	-		ON	OFF	-	-	...	-	-
L	L	H	-	-		-	L		-	-	-	-	-		-	-	OFF	OFF		-	-
L	L	H	-	-		-	H		-	-	-	-	-		-	-	ON	OFF		-	-
L	L	H	-	-		-	-		-	-	-	-	-		-	-	ON	OFF		-	-
L	L	H	-	-		-	-		-	-	-	-	-		-	-	-	-		-	-
L	L	H	-	-		-	-		L	-	-	-	-		-	-	-	-		OFF	OFF
L	L	H	-	-		-	-		H	-	-	-	-		-	-	-	-		ON	OFF
H	L	X	X	X	X	X	X	X	X	Hold Previous State											
X	H	X	X	X	X	X	X	X	X	ALL "Main SWs" OFF											


9, Logic Timing Waveforms



10, Pin Configuration



11, Product Marking



L = Lot Number
YY = Year Sealed
WW = Week Sealed

84-Lead LGA


12, Pin Configuration

Pin#	Pin Name	I/O	Function
1	DIN	I	Serial-Data input
2	GND	-	Drive power ground (0V)
3	SW0A	I/O	Analog switch terminal 0 (AFE side)
4	SW1A	I/O	Analog switch terminal 1 (AFE side)
5	SW2A	I/O	Analog switch terminal 2 (AFE side)
6	SW3A	I/O	Analog switch terminal 3 (AFE side)
7	SW4A	I/O	Analog switch terminal 4 (AFE side)
8	SW5A	I/O	Analog switch terminal 5 (AFE side)
9	SW6A	I/O	Analog switch terminal 6 (AFE side)
10	SW7A	I/O	Analog switch terminal 7 (AFE side)
11	NC	-	No connection (Not internally connected)
12	SW24A	I/O	Analog switch terminal 24 (AFE side)
13	SW25A	I/O	Analog switch terminal 25 (AFE side)
14	SW26A	I/O	Analog switch terminal 26 (AFE side)
15	SW27A	I/O	Analog switch terminal 27 (AFE side)
16	SW28A	I/O	Analog switch terminal 28 (AFE side)
17	SW29A	I/O	Analog switch terminal 29 (AFE side)
18	SW30A	I/O	Analog switch terminal 30 (AFE side)
19	SW31A	I/O	Analog switch terminal 31 (AFE side)
20	VLL	-	Positive voltage supply of low voltage interface (+3.3V~+5V)
21	DOUT	O	Serial-Data output
22	CLK	I	Serial-Clock input
23	RGND	-	Bleed resistor ground (0V)
24	SW31P	I/O	Analog switch terminal 31 (Probe side)
25	SW30P	I/O	Analog switch terminal 30 (Probe side)
26	SW29P	I/O	Analog switch terminal 29 (Probe side)
27	SW28P	I/O	Analog switch terminal 28 (Probe side)
28	SW27P	I/O	Analog switch terminal 27 (Probe side)
29	SW26P	I/O	Analog switch terminal 26 (Probe side)
30	SW25P	I/O	Analog switch terminal 25 (Probe side)
31	SW24P	I/O	Analog switch terminal 24 (Probe side)
32	NC	-	No connection (Not internally connected)
33	SW23P	I/O	Analog switch terminal 23 (Probe side)
34	SW22P	I/O	Analog switch terminal 22 (Probe side)
35	SW21P	I/O	Analog switch terminal 21 (Probe side)
36	SW20P	I/O	Analog switch terminal 20 (Probe side)
37	SW19P	I/O	Analog switch terminal 19 (Probe side)
38	SW18P	I/O	Analog switch terminal 18 (Probe side)
39	SW17P	I/O	Analog switch terminal 17 (Probe side)
40	SW16P	I/O	Analog switch terminal 16 (Probe side)
41	VDD	-	Positive low voltage power supply (+5V)
42	CLR	I	Shift register and latch clear input

Pin#	Pin Name	I/O	Function
43	CSW	I	GND clamp control, Hi=always disabled, Low=main switches and GND clamp switches are alternately turned on and off
44	GND	-	Drive power ground (0V)
45	SW16A	I/O	Analog switch terminal 16 (AFE side)
46	SW17A	I/O	Analog switch terminal 17 (AFE side)
47	SW18A	I/O	Analog switch terminal 18 (AFE side)
48	SW19A	I/O	Analog switch terminal 19 (AFE side)
49	SW20A	I/O	Analog switch terminal 20 (AFE side)
50	SW21A	I/O	Analog switch terminal 21 (AFE side)
51	SW22A	I/O	Analog switch terminal 22 (AFE side)
52	SW23A	I/O	Analog switch terminal 23 (AFE side)
53	NC	-	No connection (Not internally connected)
54	SW8A	I/O	Analog switch terminal 8 (AFE side)
55	SW9A	I/O	Analog switch terminal 9 (AFE side)
56	SW10A	I/O	Analog switch terminal 10 (AFE side)
57	SW11A	I/O	Analog switch terminal 11 (AFE side)
58	SW12A	I/O	Analog switch terminal 12 (AFE side)
59	SW13A	I/O	Analog switch terminal 13 (AFE side)
60	SW14A	I/O	Analog switch terminal 14 (AFE side)
61	SW15A	I/O	Analog switch terminal 15 (AFE side)
62	VLL	-	Positive voltage supply of low voltage interface (+3.3V~+5V)
63	THP	O	Thermal protection output flag, open N-MOS drain
64	GND	-	Drive power ground (0V)
65	RGND	-	Bleed resistor ground (0V)
66	SW15P	I/O	Analog switch terminal 15 (Probe side)
67	SW14P	I/O	Analog switch terminal 14 (Probe side)
68	SW13P	I/O	Analog switch terminal 13 (Probe side)
69	SW12P	I/O	Analog switch terminal 12 (Probe side)
70	SW11P	I/O	Analog switch terminal 11 (Probe side)
71	SW10P	I/O	Analog switch terminal 10 (Probe side)
72	SW9P	I/O	Analog switch terminal 9 (Probe side)
73	SW8P	I/O	Analog switch terminal 8 (Probe side)
74	NC	-	No connection (Not internally connected)
75	SW7P	I/O	Analog switch terminal 7 (Probe side)
76	SW6P	I/O	Analog switch terminal 6 (Probe side)
77	SW5P	I/O	Analog switch terminal 5 (Probe side)
78	SW4P	I/O	Analog switch terminal 4 (Probe side)
79	SW3P	I/O	Analog switch terminal 3 (Probe side)
80	SW2P	I/O	Analog switch terminal 2 (Probe side)
81	SW1P	I/O	Analog switch terminal 1 (Probe side)
82	SW0P	I/O	Analog switch terminal 0 (Probe side)
83	VDD	-	Positive low voltage power supply (+5V)
84	LEB	I	Active-Low latch enable input, Hi=Hold data, Low=Latch data input

13, 84-Lead LGA Package Outline

10.00 x 10.00mm body, 0.85mm height (max), 0.40mm pitch



Notes:

Symbol		A	A1	A3	b	D	D2	E	E2	e	L	θ
Dimension (mm)	Min	0.73	0.00	0.22 REF	0.13	9.90	8.60	9.90	8.60	0.40 BSC	0.30	0°
	Nom	0.78	0.05		0.18	10.00	8.50	10.00	8.50		0.40	
	Max	0.85	0.07		0.23	10.10	8.80	10.10	8.80		0.50	14°