

8通道，3电平，集成有源T/R开关的脉冲发生器

特性：

- 0至±100V输出电压
- ±2A输出峰值电流（VPP/VNN）
- ±1A的有源接地箝位峰值电流
- 250Ω（±0.1A）有源接地钳位
- 嵌入式浮地稳压器
- 低二次谐波失真的对称正负脉冲波形
- 支持高达200MHz LVDS/LVCMOS 时钟（支持透明模式）
- 15Ω有源T/R开关，具备2位开启时序控制
- 在±60V输出，220pF负载下支持20MHz输出频率
- 1.8V至5V CMOS逻辑接口
- 每个高压输出端均有降噪二极管
- 输出电流具有4种控制模式
- 集成指示功能的自动过热保护
- 上电/断电复位功能，用于自由上电排序和突然断电时的故障保护
- 采用SOI CMOS技术，通道间无闩锁、低串扰
- 64引脚 9x9mm QFN封装


概述：

SY5817是一款八进制，3电平，高压，高速，集成T/R开关的8通道单片高压高速脉冲发生器，内置快速回零阻尼场效应管，该高压高速芯片不仅适用于便携式医学超声成像设备，也适用于无损检测和测试设备应用。每个通道的输出峰值电流都达到±2A以上，脉冲电压可达±100V，并具有归零模式。SY5817包括逻辑接口，电平转换器，带浮动稳压器的MOSFET栅极驱动器，高压大电流的MOSFET和有源T/R开关。

应用：

- 医疗超声影像
- 无损探伤
- 压电传感器驱动
- 光学MEMS模组

Pin Configuration



64-lead QFN
(Top view)

Pin Configuration

Table 1 Pin Configuration

Pin#	Pin Name	I/O	Function
1	PIN2	I	Logic input of channel 2
2	NIN2	I	Logic input of channel 2
3	PIN3	I	Logic input of channel 3
4	NIN3	I	Logic input of channel 3
5	PIN4	I	Logic input of channel 4
6	NIN4	I	Logic input of channel 4
7	VDD	-	Positive low voltage power supply (+5V)
8	CLK	I	Positive clock input (up to 200MHz)
9	CLKB	I	Negative clock Input (up to 200MHz)
10	GND	-	Drive power ground (0V)
11	PIN5	I	Logic input of channel 5
12	NIN5	I	Logic input of channel 5
13	PIN6	I	Logic input of channel 6
14	NIN6	I	Logic input of channel 6
15	PIN7	I	Logic input of channel 7
16	NIN7	I	Logic input of channel 7
17	PIN8	I	Logic input of channel 8
18	NIN8	I	Logic input of channel 8
19	CLKIF	I	Control of clock interface, Hi=differential CMOS, Low=LVDS (50kΩ internal pull-up resistor)
20	LVOUT8	O	Low voltage output of channel 8
21	GND	-	Drive power ground (0V)
22	HVOUT8	I/O	High voltage output of channel 8
23	VPP	-	Positive high voltage power supply (0 to +100V)
24	HVOUT7	I/O	High voltage output of channel 7
25	VNN	-	Negative high voltage power supply (0 to -100V)
26	VFN	-	Built-in power supply for N-MOS (N1) gate drive
27	LVOUT7	O	Low voltage output of channel 7
28	LVOUT6	O	Low voltage output of channel 6
29	VFP	-	Built-in power supply for P-MOS (P1) gate drive
30	VPP	-	Positive high voltage power supply (0 to +100V)
31	HVOUT6	I/O	High voltage output of channel 6
32	VNN	-	Negative high voltage power supply (0 to -100V)

Pin Configuration (Continued)

Pin#	Pin Name	I/O	Function
33	HVOUT5	I/O	High voltage output of channel 5
34	GND	-	Drive power ground (0V)
35	LVOUT5	O	Low voltage output of channel 5
36	GND	-	Drive power ground (0V)
37	GND	-	Drive power ground (0V)
38	EN	I	Control of drive output enable, Hi=off, Low=on (50kΩ internal pull-up resistor)
39	VSS	-	Negative low voltage power supply (-5V)
40	VLL	-	Positive voltage supply of logic input interface (1.8 to 5V)
41	THP	O	Thermal protection output flag, open N-MOS drain
42	TR0	I	Lower bit of control of T/R switch S1 and S2 turn-on overlap time (50kΩ internal pull-down resistor)
43	TR1	I	Upper bit of control of T/R switch S1 and S2 turn-on overlap time (50kΩ internal pull-down resistor)
44	CC0	I	Lower bit of control of P1/N1 drive current (50kΩ internal pull-up resistor)
45	CC1	I	Upper bit of control of P1/N1 drive current (50kΩ internal pull-up resistor)
46	LVOUT4	O	Low voltage output of channel 4
47	GND	-	Drive power ground (0V)
48	HVOUT4	I/O	High voltage output of channel 4
49	VNN	-	Negative high voltage power supply (0 to -100V)
50	HVOUT3	I/O	High voltage output of channel 3
51	VPP	-	Positive high voltage power supply (0 to +100V)
52	VFP	-	Built-in power supply for P-MOS (P1) gate drive
53	LVOUT3	O	Low voltage output of channel 3
54	LVOUT2	O	Low voltage output of channel 2
55	VFN	-	Built-in power supply for N-MOS (N1) gate drive
56	VNN	-	Negative high voltage power supply (0 to -100V)
57	HVOUT2	I/O	High voltage output of channel 2
58	VPP	-	Positive high voltage power supply (0 to +100V)
59	HVOUT1	I/O	High voltage output of channel 1
60	GND	-	Drive power ground (0V)
61	LVOUT1	O	Low voltage output of channel 1
62	CLKEN	I	Control of clock enable, Hi=clock disable, Low=clock enable (50kΩ internal pull-up resistor)
63	PIN 1	I	Logic input of channel 1
64	NIN 1	I	Logic input of channel 1

◆ 功能方框图:




Fig.1 方框图

1, 极限范围

TA=25°C, unless otherwise specified

Absolute Maximum Ratings

Substrate (VSUB, connect to GND)	0V
All Logic I/O and CLK Pins (PINx, NINx, EN, CLKEN, CLK,CLKB, CLKIF, CC(1:0), TR(1:0))	-0.4V to +7.0V
VLL Logic Supply Voltage	-0.4V to +7.0V
VDD Positive Supply Voltage	-0.4V to +7.0V
VSS Negative Supply Voltage	-7.0V to +0.4V
VPP Positive high-voltage supplies	-0.5V to +105V
VNN Negative high-voltage supplies	-105V to +0.5V
HVOUTX High-voltage outputs (x=1~8)	-105V to +105V
LVOUTX Low-voltage outputs (x=1~8)	-1V to +1V
THP (Thermal Protection) output	-0.4V to +7.0V
TJop Operating junction temperature Range	-20 °C to +105 °C
TA Operating free-air Temperature Range	0 °C to +75 °C
TSTG Storage Temperature Range	-55°C to +150 °C
PDmax Maximum power dissipation	5W

注意：超出极限范围的应力可能会对产品造成永久性损坏。

2, Electrical Characteristics

Electrical Specifications: V _{LL} =2.5V, V _{DD} /V _{SS} =+/-5V, V _{PP} /V _{NN} =+/-60V, T _A =25°C, unless otherwise specified.						
Items	Symbol	Spec			Units	Conditions
		Min	Typ	Max		
Operating Supply Voltages						
Logic supply voltage	V _{LL}	2.4	2.5 to 3.3	3.6	V	Clock mode
		1.7	1.8 to 5	V _{DD}	V	Transparent mode
Positive supply voltage	V _{DD}	4.75	5	5.25	V	
Negative supply voltage	V _{SS}	-5.25	-5	-4.75	V	
Positive high-voltage supplies	V _{PP}	0	-	100	V	
Negative high-voltage supplies	V _{NN}	-100	-	0	V	
IC substrate voltage	V _{SUB}	-	0	-	V	Thermal pad on the bottom of the package must be soldered to the ground.
V _{PP} , V _{NN} slew rate	S _{RMAX}	-	-	25	V/ms	

NOTE: Thermal pad on the bottom of the package must be soldered to the ground.

Electrical Characteristics (Continued)

Electrical Specifications: V_{LL}=2.5V, V_{DD}/V_{SS}=+/-5V, V_{PP}/V_{NN}=+/-60V, T_A=25°C, unless otherwise specified.

Items		Symbol	Spec			Units	Conditions	
			Min	Typ	Max			
Operating Supply Currents								
V _{LL} current	TP	ILLQD	-	0.03	-	mA	Quiescent current-1 EN=1(Disable) PINx=NI _N x=0 Current mode 3 (CC[1:0]='11') V _{PP} /V _{NN} =+/-100V	
	LVDS CLK		-	0.08	-			mA
	CMOS CLK		-	0.13	-			
V _{DD} current	TP	IDDQD	-	2.8	-	mA		
	LVDS CLK		-	2.8	-			mA
	CMOS CLK		-	2.8	-			
V _{SS} current		ISSQD	-	0.63	-	mA		
V _{PP} current		IPPQD	-	0.03	-		mA	
V _{NN} current		INNQD	-	0.04	-			mA
V _{LL} current	TP	ILLQE	-	0.08	-	mA	Quiescent current-2 EN=0(Enable) PINx=NI _N x=0 Current mode 3 (CC[1:0]='11') V _{PP} /V _{NN} =+/-100V	
	LVDS CLK		-	0.18	-			mA
	CMOS CLK		-	0.13	-			
V _{DD} current	TP	IDDQE	-	10	-	mA		
	LVDS CLK		-	30	-			mA
	CMOS CLK		-	28	-			
V _{SS} current		ISSQE	-	9.3	-	mA		
V _{PP} current		IPPQE	-	0.15	-		mA	
V _{NN} current		INNQE	-	0.15	-			mA
V _{LL} current	TP	ILLPW	-	0.08	-	mA	PW operating current EN=0 Current mode 3 (CC[1:0]='11') 8-channel active Bipolar 3-level 2-cycle f=5MHz, PRT=200μs V _{PP} /V _{NN} =+/-60V	
	LVDS CLK		-	0.18	-			mA
	CMOS CLK		-	0.13	-			
V _{DD} current	TP	IDDPW	-	10	-	mA		
	LVDS CLK		-	34	-			mA
	CMOS CLK		-	32	-			
V _{SS} current		ISSPW	-	9.3	-	mA		
V _{PP} current		IPPPW	-	4.2	-		mA	
V _{NN} current		INNPW	-	4.9	-			mA
V _{LL} current	TP	ILLCW3	-	0.43	-	mA	CW operating current-1 EN=0 Current mode 3 (CC[1:0]='11') 8-channel active Bipolar 3-level Continuous f=5MHz V _{PP} /V _{NN} =+/-5V	
	LVDS CLK		-	0.53	-			mA
	CMOS CLK		-	0.48	-			
V _{DD} current	TP	IDDCW3	-	42	-	mA		
	LVDS CLK		-	64	-			mA
	CMOS CLK		-	61	-			
V _{SS} current		ISSCW3	-	27	-	mA		
V _{PP} current		IPPCW3	-	217	-		mA	
V _{NN} current		INN CW3	-	220	-			mA
V _{LL} current	TP	ILLCW2	-	0.48	-	mA	CW operating current-2 EN=0 Current mode 2 (CC[1:0]='10') 8-channel active Bipolar 3-level Continuous f=5MHz V _{PP} /V _{NN} =+/-5V	
	LVDS CLK		-	0.58	-			mA
	CMOS CLK		-	0.53	-			
V _{DD} current	TP	IDDCW2	-	38	-	mA		
	LVDS CLK		-	60	-			mA
	CMOS CLK		-	57	-			
V _{SS} current		ISSCW2	-	23	-	mA		
V _{PP} current		IPPCW2	-	208	-		mA	
V _{NN} current		INN CW2	-	211	-			mA

Electrical Characteristics (Continued)

Electrical Specifications:VLL=2.5V, VDD/VSS=+/-5V, VPP/VNN=+/-60V, TA=25°C, unless otherwise specified.							
Items		Symbol	Spec			Units	Conditions
			Min	Typ	Max		
VLL current	TP	ILLCW1	-	0.48	-	mA	CW operating current-3 EN=0 Current mode 1 (CC[1:0]='01') 8-channel active Bipolar 3-level Continuous f=5MHz VPP/VNN=+/-5V
	LVDS CLK		-	0.58	-	mA	
	CMOS CLK		-	0.53	-	mA	
VDD current	TP	IDDCW1	-	34	-	mA	
	LVDS CLK		-	56	-	mA	
	CMOS CLK		-	53	-	mA	
VSS current		ISSCW1	-	18	-	mA	
VPP current		IPPCW1	-	195	-	mA	
VNN current		INNCW1	-	198	-	mA	
VLL current	TP	ILLCW0	-	0.53	-	mA	CW operating current-4 EN=0 Current mode 0 (CC[1:0]='00') 8-channel active Bipolar 3-level Continuous f=5MHz VPP/VNN=+/-5V
	LVDS CLK		-	0.63	-	mA	
	CMOS CLK		-	0.58	-	mA	
VDD current	TP	IDDCW0	-	28	-	mA	
	LVDS CLK		-	49	-	mA	
	CMOS CLK		-	47	-	mA	
VSS current		ISSCW0	-	13	-	mA	
VPP current		IPPCW0	-	169	-	mA	
VNN current		INNCW0	-	173	-	mA	
T/R Switch							
LVOUTX output voltage range		LVOUTX	-0.85	-	+0.85	V	
TRSW on-resistance		ROUTR	-	15	-	Ω	HVOUTX=100mV, LVOUTX=0V
TRSW on-capacitance		COUTR	-	12	-	pF	LVOUTX=0V
TRSW off-resistance on HVOUTX		ROFFTRHV	1	-	-	MΩ	
TRSW off-resistance on LVOUTX		ROFFTRLV	8	10	12	kΩ	
Spike voltage on LVOUTX and LVOUTX		VTRN	-	-	50	mVPP	50pF//200Ω load on HVOUTX 20pF//200Ω load on LVOUTX
TRSW turn-on time	TR[1:0]='00'	tdTRON	-	300	-	ns	Logic input-to-ready for Rx signal See Fig.6
	TR[1:0]='01'		-	400	-	ns	
	TR[1:0]='10'		-	500	-	ns	
	TR[1:0]='11'		-	600	-	ns	
TRSW turn-off time		tdTROFF	-	50	100	ns	See Fig.6
Tx setup time		tTXSU	100	-	-	ns	PINx=NINx=0 (GND) for at least 100ns before Tx burst. See Fig.6
Analog Switch							
ASW on-resistance		RONASW	-	250	-	Ω	
HV Blocking Diode							
Forward voltage	VFHVD		-	1.0	-	V	IF=100mA
			-	1.2	-	V	IF=200mA
Reverse voltage		VRHVD	200	-	-	V	IR=1uA
LV Noise-cut Diode							
Forward voltage	VFLVD		-	1.00	-	V	IF=100mA
			-	1.25	-	V	IF=200mA

Electrical Characteristics (Continued)

Electrical Specifications: V_{LL}=2.5V, V_{DD}/V_{SS}=+/-5V, V_{PP}/V_{NN}=+/-60V, T_A=25°C, unless otherwise specified.

Items		Symbol	Spec			Units	Conditions	
			Min	Typ	Max			
Timing Characteristics								
Output frequency		f _{OUT}	-	20.0	-	MHz		
Output rise propagation delay	TP mode	t _{dr}	-	31.0	-	ns	See Fig.4	
	CLK mode		-	37.0	-	ns		
Output fall propagation delay	TP mode	t _{df}	-	31.0	-	ns		
	CLK mode		-	37.0	-	ns		
Output rise propagation delay clamp	TP mode	t _{drCL}	-	31.0	-	ns		
	CLK mode		-	37.0	-	ns		
Output fall propagation delay clamp	TP mode	t _{dfCL}	-	31.0	-	ns		
	CLK mode		-	37.0	-	ns		
Propagation delay matching		Δt _d	-	±1	±3	ns		
Output rise time		t _r	-	16	-	ns	CC[1:0]='11'	See Fig.4
			-	24	-	ns	CC[1:0]='10'	
			-	34	-	ns	CC[1:0]='01'	
			-	44	-	ns	CC[1:0]='00'	
		t _{rCL}	-	25	-	ns		
Output fall time		t _f	-	16	-	ns	CC[1:0]='11'	
			-	24	-	ns	CC[1:0]='10'	
			-	34	-	ns	CC[1:0]='01'	
			-	44	-	ns	CC[1:0]='00'	
		t _{fCL}	-	25	-	ns		
2 nd harmonic distortion		HD ₂	-	-40	-	dBc	Bipolar, 2-cyc, f _{OUT} =5MHz	
Pulse cancellation		HDPC	-	-40	-	dBc		
		HDPC2	-	-40	-	dBc		
RMS output jitter		t _j	-	10	-	ps	Bipolar CW, f _{OUT} =5MHz V _{PP} /V _{NN} =+/-5V	
Crosstalk between channels		X _{TLK}	-	-70	-	dB	f _{OUT} =5MHz, 10Vp-p H _{VOUT} load =50Ω	
Output enable time	TP	t _{EN}	-	31	-	ns	See Fig.5	
	LVDS CLK		-	120	-	ns		
	CMOS CLK		-	140	-	ns		
Output disable time		t _{DS}	-	37	-	ns		
Clock mode enable time		t _{CLKEN}	-	37	-	ns		
Clock mode disable time		t _{CLKDS}	-	37	-	ns		

3, Clock Mode / Transparent Mode

Clock (CLK) mode synchronizes data inputs P_{INX} , N_{INX} ($X=1\sim 8$) with a differential LVDS/CMOS clock. Transparent (TP) mode without using clock is also available.

CLK mode:

Set $CLKEN=0$. P_{INX} and N_{INX} are decoded, clocked, level-translated, then sent to high-voltage output stage. Differential clock input has two modes as shown below.

- LVDS CLK mode: set $CLKIF=0$. Connect 100Ω between CLK and CLKB. See Table 3 and 4 for the logic inputs, CLK, and CLKB.
- CMOS CLK mode: set $CLKIF=1$. See Table 3 for all the logic inputs.

TP mode:

Set $CLKEN=CLKIF=1$, $CLK=CLKB=0$. P_{INX} and N_{INX} are decoded, level-translated, then sent to high-voltage output stage.

See Table 3 for all the logic inputs.

Table 3 Logic Inputs

No	Items	Symbol	Min	Typ	Max	Units	Condition
1	High-level logic input voltage	V_{IH}	$0.8V_{LL}$	-	V_{LL}	V	
2	Low-level logic input voltage	V_{IL}	0	-	$0.2V_{LL}$	V	
3	Logic input capacitance	C_{IN}	-	3	-	pF	
4	Logic input high current *1	I_{IH}	-10	-	10	μA	
5	Logic input low current *2	I_{IL}	-10	-	10	μA	
6	Input rise/fall time		-	-	800	ps	CLK $\geq$ 100MHz
		t_r, t_f	-	-	2.0	ns	CLK<100MHz
7	Input clock frequency	f_{CLK}	-	-	200	MHz	CMOS CLK mode, CLK, CLKB, $f_{CLK}=1/T$, $D_{CLK}=\tau/T$, See Fig.4
8	Duty cycle	D_{CLK}	40	50	60	%	
9	Data Setup time	t_{SU}	1.4	-	-	ns	CLK mode, P_{INX} , N_{INX} to CLK/CLKB See Fig.4
10	Data Hold time	t_{HLD}	1.4	-	-	ns	

NOTE:

- 1) $TR[1:0]$ have $50\mu A$ leakage at $V_{LL}=2.5V$ due to $50k\Omega$ internal pull-down resistor.
- 2) EN , $CC[1:0]$, $CLKEN$, and $CLKIF$ have $50\mu A$ leakage at $V_{LL}=2.5V$ due to $50k\Omega$ internal pull-up resistor.

Table 4 LVDS Clock Inputs (CLK, CLKB)

No	Items	Symbol	Min	Typ	Max	Units	Condition
1	High-level input voltage	V_{IH}	1.265	-	-	V	$V_{IHCMR}(Typ) + V_{DIFF}(Min)/2$
2	Low-level input voltage	V_{IL}	-	-	1.135	V	$V_{IHCMR}(Typ) - V_{DIFF}(Min)/2$
3	Differential input voltage range	$V_{DIFF(range)}$	0.13	0.35	0.49	$\pm V$	same as CLK, CLKB voltage swing See Fig.2
4	Differential input voltage peak to peak swing	$V_{DIFF(p-p)}$	0.26	0.7	0.98	V _{pp}	CLK-CLKB differential peak-to-peak voltage swing, See Fig.2
5	Input voltage common mode range	V_{IHCMR}	0.84	1.2	1.56	V	
6	Differential input impedance	R_{IN}	85	100	115	Ω	
7	High-level input current	I_{IH}	-	-	5.8	mA	
8	Low-level input current	I_{IL}	-	-	5.8	mA	
9	Input rise/fall time	t_r, t_f	-	-	600	ps	20% to 80% of V_{DIFF}
10	Input clock frequency	f_{CLK}	-	-	200	MHz	LVDS CLK mode, CLK, CLKB, $f_{CLK}=1/T$, $D_{CLK}=\tau$
11	Duty cycle	D_{CLK}	40	50	60	%	/T, See Fig.4

NOTE: Please refer to table 3 for the logic inputs other than CLK, CLKB in LVDS CLK mode.



Differential input voltage range ($V_{DIFF(range)}$)

Differential input voltage peak to peak swing ($V_{DIFF(p-p)}$)


Fig.2 LVDS clock inputs

4, Power Supply Sequencing

Embedded low-voltage (LV) power-up/down reset function provides free power supply sequencing.

It also provides fail-safe system in abrupt LV power supply drop.

When any one of LV power supplies is turned off during operation, all internal circuits will be immediately reset, and both inputs and outputs will be disabled.

Once all LV power supplies are restored, both inputs and outputs will be enabled.

5, Typical Application Circuit




Fig.3 Typical Application Circuit

Note:

1. High-voltage power supply pins, V_{PP}/V_{NN} , can draw fast transient currents up to $\pm 2.0A$. Therefore, ceramic capacitors of $\geq 200V$ $0.1\mu F$ to $1\mu F$ (C1~8) should be connected as close to the pins as possible for bypassing purpose.
2. Ceramic capacitors of $\geq 16V$ $10\mu F$ (C9~12), $\geq 16V$ $100nF$ (C13~16), and $\geq 16V$ $0.1\mu F$ to $1\mu F$ (C17~19) should also be connected between high-voltage power supply pins and corresponding floating voltage pins V_{FP}/V_{FN} , and low-voltage power supply pins for bypassing purpose. Connect those as close to the pins as possible.
3. It is also important to minimize the trace length and to have enough trace width of those high voltage and floating voltage lines.
4. The thermal tab on the bottom of the package must be soldered to the GND.
5. Please refer to Mode Control Tables for detailed CC[1:0] and TR[1:0] setting.

6, Static Characteristics

Table 6 Static Characteristics

V _{LL} =2.5V, V _{DD} /V _{SS} =+/-5V, T _A =25°C, unless otherwise specified.							
No.	Items	Symbol	Spec			Units	Conditions
			Min	Typ	Max		
1	HV _{OUTX} output voltage range	HV _{OUTX}	-100	-	+.100	V	
2	HV _{OUTX} high-side peak current	I _{OH}	-	2.0	-	A	V _{PP} /V _{NN} =+/-60V Current mode 3 (CC[1:0]='11')
			-	1.5	-	A	V _{PP} /V _{NN} =+/-60V Current mode 2 (CC[1:0]='10')
			-	1.0	-	A	V _{PP} /V _{NN} =+/-60V Current mode 1 (CC[1:0]='01')
			-	0.5	-	A	V _{PP} /V _{NN} =+/-60V Current mode 0 (CC[1:0]='00')
3	HV _{OUTX} high-side GND clamp peak current	I _{OHCL}	-	1.0	-	A	V _{PP} /V _{NN} =+/-60V
4	HV _{OUTX} low-side peak current	I _{OL}	-	2.0	-	A	V _{PP} /V _{NN} =+/-60V Current mode 3 (CC[1:0]='11')
			-	1.5	-	A	V _{PP} /V _{NN} =+/-60V Current mode 2 (CC[1:0]='10')
			-	1.0	-	A	V _{PP} /V _{NN} =+/-60V Current mode 1 (CC[1:0]='01')
			-	0.5	-	A	V _{PP} /V _{NN} =+/-60V Current mode 0 (CC[1:0]='00')
5	HV _{OUTX} low-side GND clamp peak current	I _{OLCL}	-	1.0	-	A	V _{PP} /V _{NN} =+/-60V
6	HV _{OUTX} high-side on-resistance	R _{ONH}	-	10	-	Ω	I _{OH} =100mA Current mode 3 (CC[1:0]='11')
			-	13	-	Ω	I _{OH} =100mA Current mode 2 (CC[1:0]='11')
			-	18	-	Ω	I _{OH} =100mA Current mode 1 (CC[1:0]='11')
			-	31	-	Ω	I _{OH} =100mA Current mode 0 (CC[1:0]='11')
7	HV _{OUTX} high-side GND clamp on-resistance	R _{ONHCL}	-	21	-	Ω	I _{CHCL} =100mA
8	HV _{OUTX} low-side on-resistance	R _{ONL}	-	9	-	Ω	I _{OL} =100mA Current mode 3 (CC[1:0]='11')
			-	12	-	Ω	I _{OL} =100mA Current mode 2 (CC[1:0]='11')
			-	17	-	Ω	I _{OL} =100mA Current mode 1 (CC[1:0]='11')
			-	30	-	Ω	I _{OL} =100mA Current mode 0 (CC[1:0]='11')
9	HV _{OUTX} high-side GND clamp on-resistance	R _{ONHCL}	-	20	-	Ω	I _{CLCL} =100mA
10	HV _{OUTX} off-capacitance	CH _{VOFF}	-	20	-	pF	TX _{OUTX} =GND, TRSW=off

7, Thermal Protection

Table 12 Thermal Protection Characteristics

$V_{LL}=2.5V$, $V_{DD}/V_{SS}=+/-5V$, $T_A=25^{\circ}C$, unless otherwise specified.

Items	Symbol	Spec			Units	Conditions
		Min	Typ	Max		
THP pull-up voltage	V_{PUTHP}	-	-	5.25	V	Open drain
THP output current	I_{THP}	-	1	-	mA	-
THP output low voltage	V_{OLTHP}	-	-	0.5	V	THP active, $V_{LL}=2.5V$, $I_{THP}=1mA$
THP temperature threshold	T_{THP}	90	110	130	$^{\circ}C$	
THP reset hysteresis	T_{HYSTHP}	-	10	-	$^{\circ}C$	

8, Setup/Hold Time and Switching Time Diagram




Fig.4 Setup/Hold Time and Propagation delay and Output rise/fall time




Fig.5 Output enable/disable and Clock enable/disable time




Fig.6 T/R Switch turn-on/off time

9, Truth Table and Mode Control tables

Table 13 Truth table

Logic Inputs			Internal MOSFET state								Output state	
EN	PINX	NINX	P1	N1	P2	N2	ASW	TRSW			TXOUTX	LVOUTX
			+HV	-HV	GND	GND	GND	S1	S2	S3	(internal node)	
0	0	0	OFF	OFF	ON	ON	ON	OFF	ON	OFF	GND	10kΩ
0	0	1	OFF	ON	OFF	OFF	OFF	OFF	ON	OFF	-HV	10kΩ
0	1	0	ON	OFF	OFF	OFF	OFF	OFF	ON	OFF	+HV	10kΩ
0	1	1	OFF	OFF	ON	ON	ON	ON	OFF	ON	GND	HVOUTx
1	X	X	OFF	OFF	OFF	OFF	OFF	OFF	ON	OFF	HiZ	10kΩ

Note: $V_{PP}/V_{NN}=+/-HV$, $x=1\sim 8$

Table 14 P1/N1 drive current mode

Current Mode	CC1	CC0	PULSER OUTPUT CURRENT (TYP) Iout [A]
0	0	0	0.5
1	0	1	1
2	1	0	1.5
3	1	1	2


Table 15 TRSW S1-S2 turn-on overlap time control mode

TRSW Control Mode	TR1	TR0	S1-S2 ON
			overlap time [ns]
0	0	0	0 (default)
1	0	1	100
2	1	0	200
3	1	1	300


Note: Detailed switching time diagram is shown in Fig.6.

10, 64-Lead QFN Package Outline


9.00x9.00mm body, 1.00mm height (max), 0.50mm pitch



Top View



Side View




Bottom View

Notes:

Symbol	A	A1	A2	A3	b	D	E	e	D2	E2	L	K	aaa	ccc	eee	bbb	ddd	fff
Dimension (mm)	Min	0.80	0.00	-	0.20	9.0 BSC	9.0 BSC	0.5 BSC	7.40	7.40	0.30	0.35 REF	-	-	-	-	-	-
	Nom	0.85	0.02	0.65	0.25				7.50	7.50	0.40		0.1	0.1	0.08	0.1	0.05	0.1
	Max	0.90	0.05	-	0.30				7.60	7.60	0.50		-	-	-	-	-	-

11, Product Marking




64-Lead QFN

L = Lot Number
YY = Year Sealed
WW = Week Sealed

12, Product Identification Information

PART NO.	XX	XX	Examples:
Device	Package	Media Type	SY5817FN: 8-Channel 3-Level HV Ultrasound Transmitter with T/R switch 64-lead QFN, 9.00x9.00mm 260/Tray x10 for MOQ
Device: SY5817: 8-Channel 3-Level HV Ultrasound Transmitter with T/R switch			
Package: FN: QFN			
Media Type: (blank): 2600pcs for MOQ			



Revision History

Revision #	Revision Date	Pages Updated	Description
Rev 0.0	2025-05-08		Initially released as preliminary specification

preliminary