COSINE Tier-1 distributor Jarwey|Low-side motor gate drive: polarity first, then 1.5A, 4A, or 6A

Jarwey 6 2026-10-06 10:35:37

Jarwey is a COSINE Tier-1 distributor and can support selection, datasheets, samples, small lots, and lead time.

A motor-board search for a low-side MOSFET gate driver usually lands on TC4426, UCC27324, or TC4420. The split that matters first is PWM polarity: active-high or active-low. Peak current comes second. Step from 1.5 A to 4 A to 6 A only when gate charge and the edge you need are outside the smaller driver’s margin. Current-tier family tables are already published; this note is the cross-tier route, not another parameter matrix.

Bootstrap high-side legs for inverters, storage, and chargers stay on the 600 V high/low-side drivers. Wider-bandgap or heavier gates: 9 A family. Datasheets: contact Jarwey.

Polarity, then peak current

Start here whenPartPolarityPeakVccPackageAnchorPage
Dual low-side, active-low PWM, modest QgCOS4426SRInverting1.5 A4.5–25 VSOP-8TC4426964
Dual low-side, active-high PWM, modest QgCOS4427SRNon-inverting1.5 A4.5–25 VSOP-8TC4427965
One low-side FET, inverting, tight footprintCOS1415Inverting1.5 A4.5–25 VSOT-23-5MCP1415966
Inverting, 1.5 A edge is shortCOS4423SRInverting4 A4–25 VSOP-8UCC27323967
Non-inverting, 1.5 A edge is shortCOS4424SRNon-inverting4 A4–25 VSOP-8UCC27324968
Inverting plus a hardware disable pinCOS27423SRInverting, enable4 A4–25 VSOP-8UCC27423969
Non-inverting, Qg still past the 4 A marginCOS4420SRNon-inverting6 A4.5–25 VSOP-8TC4420970
Inverting, Qg still past the 4 A marginCOS4429SRInverting6 A4.5–25 VSOP-8TC4429971

Catalog edges are about 11 ns (1.5 A), 12 ns (4 A), and 14 ns (6 A). That only says the edges are in the same neighborhood. It is not a reason to swap tiers. Estimate peak from datasheet Qg and the rise time you actually need, and keep margin. Confirm delay, enable polarity, and temperature rise on the board before you treat an anchor part number as a drop-in.

Checklist

  1. Polarity: active-high PWM uses the non-inverting parts (COS4427SR / COS4424SR / COS4420SR). Active-low PWM uses the inverting parts (COS4426SR / COS4423SR / COS4429SR). Do not patch polarity with an extra inverter and then call it a second source.
  2. Gate charge: move 1.5 A → 4 A → 6 A only when the edge runs out of margin. The three tiers are not package options of one device.
  3. Shutdown: if the board needs a disable pin, start at COS27423SR. Do not fake shutdown by pulling the gate resistor with a GPIO.
  4. Topology: single or dual low-side FETs use the table above. A half-bridge high side needs the 600 V bootstrap drivers, not a 25 V low-side driver floated off the switch node.
  5. Driver rail: 4–25 V or 4.5–25 V has to sit inside the MOSFET Vgs window. Check gate-resistor dissipation.
  6. Loop: higher peak current wants a shorter gate loop. On the 6 A parts, look at ringing before you only increase Rg.
  7. Samples: datasheet, small lots, and lead time through Jarwey.

Datasheet and contact

Send the incumbent TC4426 / UCC2732x / TC4420 number, PWM polarity, MOSFET part, and switching frequency to Jarwey: kerry.w@jarwey.cn · Contact.

Jarwey · COSINE Tier-1 distributor · kerry.w@jarwey.cn · Contact.

Previous: COSINE Tier-1 distributor Jarwey|COS8552SR Zero-Drift Op Amp Selection: Low Offset, Low Power Use Cases
Next: GaN Tier-1 distributor Jarwey|Keep SuperGaN off at 0 V: gate-loop split for TP65H035, TP65H050, TP65H150
Related Articles