GaN Tier-1 distributor Jarwey|650V: TP65H150G4PS is measured at 10 V, WM3HA160065E wants 15 V / 0 V

Jarwey 6 2026-10-15 15:40:16

Jarwey is a Tier-1 channel for these GaN power devices and can support selection, datasheets, samples, and lead time.

At 650 V, an adapter SuperGaN FET and a flyback SiC MOSFET can both be quoted near 150 mΩ. The test points are not the same. TP65H150G4PS lists 150 mΩ typical and 180 mΩ maximum at VGS = 10 V, ID = 10 A, 25°C. WM3HA160065E lists 160 mΩ typical and 220 mΩ maximum at VGS = 15 V, ID = 7 A. The SiC MOSFET’s recommended gate window is +15 to +18 V on, 0 to −5 V off.

This note is that comparison only. Turn-off at 0 V, gate resistors, ferrite beads, and switching-time setups for the three SuperGaN FETs are in the 6 October gate-loop note. The 35/50 mΩ totem-pole split and the adapter checklist stay where they were published.

Two parts near 150 mΩ, two bias points

PartRDS(on) on the datasheetGate windowCurrent and packagePage
TP65H150G4PS
650 V SuperGaN cascode
Renesas Rev.3.00, 25 Nov 2025
150 typ / 180 max mΩ
VGS=10 V, ID=10 A, 25°C
307 mΩ typ at 150°C, same bias
QG 8 nC typ (0 to 10 V, ID=10 A)
On-resistance and gate charge are tabulated at 10 V. Absolute maximum VGS is ±20 V. Normally-off cascode, not a negative-off deviceTO-220. PD=83 W and ID=16 A at TC=25°C; ID=10 A at 100°C852
WM3HA160065E
650 V SiC MOSFET, G3
Version 3.0, TO-252-2L
160 typ / 220 max mΩ at VGS=15 V, ID=7 A
130 typ / 180 max mΩ at VGS=18 V, ID=7 A
QG 12.6 nC typ (0 to 15 V, ID=7 A)
Recommended +15 to +18 V / 0 to −5 V. Absolute maximum −10 / +23 V. The datasheet states that 15 V / 0 V suits most flyback controllersPD=95 W (TC=25°C, TJ=175°C). ID=20 A at VGS=15 V and 25°C; 14 A at 100°C6

TP65H035G4WS and TP65H050G4WS also list RDS(on) at VGS = 10 V (35 mΩ and 50 mΩ typical). Their current split stays in the totem-pole note. Do not extend this table into their gate network.

Do not rank 150 mΩ against 160 mΩ

The typical values differ by about 10 mΩ and were taken at 10 V / 10 A versus 15 V / 7 A. At VGS = 18 V the SiC typical falls to 130 mΩ. That is still not a basis for an unverified swap against the 10 V GaN number. On the GaN FET, the same 10 V bias rises to 307 mΩ typical at 150°C, so the hot point stays on its own line.

The driver rail follows the device. A 10 V to 12 V turn-on used for SuperGaN is not yet the +15 to +18 V window on WM3HA160065E. A negative turn-off laid out for SiC does not land on this cascode by default; 0 V turn-off and the gate resistor stay in the 6 October note. A low-side driver with one positive rail versus a 1200 V MOSFET at −5 V / +18 V is a separate question: COS4421SR and WM2HA020120L.

Where the other notes start

Six checks before layout

  1. Match the test point: compare only at the same VGS, current, and temperature. 150 mΩ at 10 V / 10 A versus 160 mΩ at 15 V / 7 A is not a result.
  2. Turn-on amplitude: this GaN FET’s on-resistance row is at 10 V. The SiC MOSFET wants +15 to +18 V. Confirm whether a 10 V to 12 V GaN driver rail can actually deliver 15 V or 18 V.
  3. Turn-off level: WM3HA160065E’s recommended window includes 0 to −5 V. SuperGaN is laid out for 0 V off. Do not bolt the negative rail straight across. Gate resistor and bead values stay in the 6 October note.
  4. Package: TO-220 versus TO-252-2L. Hole pitch, insulation, and heatsink are not common. PD and ID in the table each keep their own conditions.
  5. Dynamic RDS(on) and revision: TP65H150 production-tests dynamic on-resistance. Use the 307 mΩ typical at 150°C. The SiC MOSFET is Version 3.0. Read the PDF on the product page before ordering.
  6. Samples: datasheets download from the product pages. For a filed revision, samples, or lead time, contact Jarwey and freeze the BOM after the bench result.

Datasheets and samples

Equivalent-spec wafer die for the SiC MOSFET is available to order.

Jarwey · kerry.w@jarwey.cn · Contact.

Previous: COSINE Tier-1 distributor Jarwey|COS8552SR Zero-Drift Op Amp Selection: Low Offset, Low Power Use Cases
Related Articles